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Abstract—Memristive devices have shown great promise to fa-
cilitate the acceleration and improve the power efficiency of Deep
Learning (DL) systems. Crossbar architectures constructed using
memristive devices can be used to efficiently implement various
in-memory computing operations, such as Multiply-Accumulate
(MAC) and unrolled-convolutions, which are used extensively
in Deep Neural Networks (DNNs) and Convolutional Neural
Networks (CNNs). Currently, there is a lack of a modernized,
open source and general high-level simulation platform that can
fully integrate any behavioral or experimental memristive device
model and its putative non-idealities into crossbar architectures
within DL systems. This paper presents such a framework, enti-
tled MemTorch, which adopts a modernized software engineering
methodology and integrates directly with the well-known PyTorch
Machine Learning (ML) library. We fully detail the public release
of MemTorch and its release management, and use it to perform
novel simulations of memristive DL systems, which are trained
and benchmarked using the CIFAR-10 dataset. Moreover, we
present a case study, in which MemTorch is used to simulate a
near-sensor in-memory computing system for seizure detection
using Pt/Hf/Ti Resistive Random Access Memory (ReRAM)
devices. Our open source MemTorch framework1 can be used and
expanded upon by circuit and system designers to conveniently
perform customized large-scale memristive DL simulations taking
into account various unavoidable device non-idealities, as a
preliminary step before circuit-level realization.
Index Terms—Memristors, ReRAM, Deep learning, Simulation
framework
I. INTRODUCTION
MEMRISTIVE crossbar architectures [1] have been used toreduce the time complexity of Vector-Matrix Multipli-
cations (VMMs) used in DNNs from Opn2q to Opnq, and in
extreme cases to Op1q [2], facilitating the acceleration and im-
proving the power efficiency of DL systems. However, mem-
ristors are still considered an emerging technology, where their
reliable manufacturing processes are yet to be achieved. As a
result, DL architectures realized using memristor crossbars are
putative to be prone to severe errors due to a number of device
limitations including: finite discrete conductance states, device
I/V non-linearity, failure, aging, cycle-to-cycle and device-to-
device variability [3], [4]. Consequently, significant research
efforts are being made to improve the reliability and robustness
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of memristive, or ReRAM crossbars, used to perform in-situ
learning [5]–[7] and inference [2], [5], [8]–[11] in DL systems.
While various device-level behavioral memristor models
have been proposed [12], they often fail to account for device
limitations, which are commonly modeled using Simulation
Program with Integrated Circuit Emphasis (SPICE) and com-
pact Verilog-A models. Although SPICE and compact Verilog-
A models of non-ideal memristors are plentiful [13]–[19],
realizing and simulating DL systems using them is difficult
and requires specialized low-level circuit simulation expertise
and the usage of various tool-chains that are largely non-
standardized, hence, are arduous to configure and use. More-
over, circuit-level simulation is usually performed using Cen-
tral Processing Units (CPUs), making the simulation of large-
scale memristive systems often time prohibitive. Simulations
which are conducted using these tool-chains cannot easily be
documented, containerized, and shared cross-platform, mak-
ing them difficult to openly distribute, constraining emerging
research efforts towards reproducible and transparent code.
Instead, a general cross-platform, heterogeneous, high-level,
customizable and open-source simulation framework could be
used to conveniently build and rapidly prototype tailored large-
scale Memristive Deep Neural Networks (MDNNs) and Mem-
ristive Deep Learning Systems (MDLSs), as a preliminary step
before circuit-level realization. Such a platform would:
1) Facilitate the cross-platform development and distribu-
tion of large-scale memristive systems;
2) Be fully open source and modular, extendable by all,
well-documented, and community-driven;
3) Support heterogeneous platforms such as CPUs and
Graphics Processing Units (GPUs);
4) Have a high-level Application Programming Interface
(API), which is able to abstract performance-critical
tasks described in various low-level languages.
In this paper, we present such a framework, entitled Mem-
Torch, for deep memristive learning using crossbar architec-
tures. MemTorch is an open-source [21] simulation frame-
work that integrates directly with the open-source PyTorch
ML library and adopts a modernized software engineering
design methodology. To demonstrate MemTorch’s intuitive
design, before proceeding further, we depict a typical use-
case work flow in Fig. 1 that converts linear layers within a
DNN to memristive-equivalent layers employing 1-Transistor
1-Resistor (1T1R) crossbars, and introduce various non-ideal
device characteristics to the devices within them. These fea-
tures offered by MemTorch enable us to perform simulations of
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2Define a PyTorch Model
class Model(torch.nn.Module):
    def __init__(self):
        super(Model, self).__init__()
        self.layer = torch.nn.Linear(in_features=4, out_features=4)
        torch.nn.init.xavier_uniform_(self.layer.weight)
    def forward(self, input):
        return torch.functional.F.softmax(self.layer(input))
1. Define and train, or import a pretrained torch.nn.Module 2. Convert a DNN to a MDNN
3. Introduce other Non-ideal Device Characteristics (Optional)
Import a Pretrained PyTorch Model
model = Model()
model = torch.nn.DataParallel(model)
model = model.load_state_dict(torch.load('trained_model.pt'), strict=False)
apply_nonidealities
Non Idealities
non_idealities=[memtorch.bh.nonideality.NonIdeality.FiniteConductanceStates,
                memtorch.bh.nonideality.NonIdeality.DeviceFaults,
                memtorch.bh.nonideality.NonIdeality.NonLinear]
conductance_states = 10
lrs_proportion = 0.1
hrs_proportion = 0.1
electroform_proportion = 0
sweep_duration = 5e-9
sweep_voltage_signal_amplitude = 1
sweep_voltage_signal_frequency = 50e6
Train a PyTorch Model
for epoch in range(epochs):
      model.train()
      for batch_idx, (data, target) in enumerate(train_loader):
          data, target = data.cuda(), target.cuda()
          optimizer.zero_grad()
          output = model(data)
          loss = criterion(output, target).backward()
          optimizer.step()
-OR-
Memristor Model
reference_memristor = memtorch.bh.memristor.VTEAM
reference_memristor_params = {'time_series_resolution': 1e-10,
                              'r_off': memtorch.bh.StochasticParameter(1e3, std=20, min=2),
                              'r_on': memtorch.bh.StochasticParameter(50, std=10, min=1)}
Module Parameters to Patch
module_parameters_to_patch=[torch.nn.Linear]
Programming Routine
memtorch.bh.crossbar.Program.naive_program
Mapping Routine
memtorch.map.Parameter
patch_model
Fig. 1: A typical use-case workflow in MemTorch, used to convert torch.nn.Linear layers within a torch.nn.Module to memristive-
equivalent layers employing 1T1R crossbars and a double-column parameter representation scheme. The VTEAM model was
used to model memristive devices, which adopted the TEAM [20] model’s parameters, with a linear dependence on w. ROFF
and RON were sampled from a normal distribution with R¯OFF “ 1000, σ “ 20, and R¯ON “ 50, σ “ 10. Three other non ideal
device characteristics were also accounted for including a finite number (10) of discrete conductance states, device faults, and
non-linear I/V device behavior. Here, model.tune_() can be called to tune memristive layers within the patched model using
linear regression.
a deep memristive learning system considering non-idealities
that can be customized for any device model.
The paper is structured as follows. Section II compares
MemTorch to other related works. Section III presents a brief
overview of the models, algorithms, and methods used within
MemTorch. Section IV details the package structure of Mem-
Torch, highlights its extendability, and discusses its release
management and ongoing development. Section V details our
current approach to modeling non-ideal device characteristics
implemented within MemTorch. Section VI demonstrates the
significance of MemTorch platform by using it to perform
novel large-scale simulations taking into account customizable
device non-idealities and presenting a case study. Section VII
draws concluding remarks and sheds light on the future of
MemTorch.
II. RELATED WORK
We compare MemTorch to other memristor-based DNN
frameworks and inference accelerators, which are software-
based and do not rely on SPICE modeling. The comparison
is shown in Table I.
Software-based frameworks and inference accelerators use a
combination of programming languages such as C++, CUDA,
MATLAB and Python to simulate the behavior of memristive
devices during inference. RAPIDNN [22] tracts representa-
tive operands of a DNN model using clustering methods
to optimize the model for in-memory processing and maps
the extracted operands and their precomputed results into
accelerator memory blocks. NSIM [23] proposes a hierar-
chical structure for memristor-based neuromorphic computing
accelerators, with interfaces for customization. PUMA [9] uses
general purpose execution units to enable the acceleration of a
wide variety of ML inference workloads through a specialized
Instruction Set Architecture (ISA) to retain the efficiency of
in-memory computing and analog circuitry, without compro-
mising programmability.
DL-RSIM [24] simulates the error rates of every sum-of-
products computation in memristor-based accelerators, and
injects the errors in targeted TensorFlow-based neural network
models. PipeLayer [5] proposes highly parallel designs based
on the notion of parallelism granularity and weight replication.
Tiny but accurate [25] and An Ultra-Efficient Memristor-
Based DNN Framework [26] propose memristor-based DNN
frameworks that combine both structured weight pruning
and quantization by incorporating the Alternating Direction
Method of Multipliers (ADMM) algorithm for better pruning
and quantization performance. Finally, the Non-ideal Resistive
Synaptic Device Characteristic Simulation Framework [27]
investigates the impact of non-ideal characteristics of resistive
synaptic devices on MDNNs using the TensorFlow framework.
While all of the aforementioned frameworks support pre-
trained DNN conversion, only DL-RSIM [24] and the Non-
ideal Resistive Synaptic Device Characteristic Simulation
Framework [27] support GPU-accelerated inference and pa-
rameter mapping. Furthermore, no current memristor-based
DNN framework or inference accelerator supports CUDA or
OpenCL kernel execution on heterogeneous platforms. Tiny
but accurate [25] and the Ultra-Efficient Memristor-Based
DNN Framework [26] are the only frameworks that are open-
source, however, the source code for both frameworks is
only available statically by Google Drive and Application
Programming Interfaces (APIs) are not currently available.
3TABLE I: Comparison of MemTorch to other memristor-based DNN simulation frameworks and inference accelerators.˚Does
not support GPU-accelerated inference and/or parameter mapping.:Models are shared using Google Drive without Application
Programming Interfaces (APIs).
Simulation framework Open-source GPU Pretrained DNN conversion Programming language(s)
RAPIDNN [22] 3˚ 3 C++
MNSIM [23] 3 Not Specified
PUMA [9] 3 C++
DL-RSIM [24] 3 3 Python
PipeLayer [5] 3˚ 3 C++
Tiny but Accurate [25] 3: 3 MATLAB
Ultra-Efficient Memristor-Based DNN Framework [26] 3: 3 C++, MATLAB
Non-ideal Resistive Synaptic Device Characteristic Simulation Framework [27] 3 3 Python
MemTorch 3 3 3 Python, C++, CUDA
MemTorch is, to the best of our knowledge, the only software-
based memristor DNN simulation framework that:
1) Has a publicly accessible ReadTheDocs API that is auto-
matically generated from source-code using docstrings;
2) Is fully open-source and distributed using the Python
Package Index (PyPi) repository;
3) Adopts a highly-modular modernized software engineer-
ing methodology;
4) Natively supports CPU and GPUs during inference and
tuning processes;
5) Can be extended, modified, and enhanced by all openly
using git.
III. PRELIMINARIES
This section reviews and presents the algorithms and models
that are currently built into MemTorch and will be used to
perform experimental simulations in Section VI.
A. Memristive Device Models
Within MemTorch we use two memristive device models
for our simulations. These include the linear ion drift model
by [28], and the VTEAM model by [16], which is a general
model for voltage-controlled memristors that can be used to
fit any experimental device data. These models are further
explained below.
1) Linear ion drift model: An ideal linear ion drift model
for a memristor is proposed in [28] and described by (1) –
(3). Such a device has a physical width D, and contains two
regions of width w and D ´ w, which are regions with high
concentration of dopants and oxides, respectively. Here, µv
is the ion mobility, RON is the resistance when wptq “ D,
ROFF is the resistance when wptq “ 0, fpwq is a window
function [29] that constraints w P r0, Ds, and p is a positive
integer.
dwptq
dt
“ µvRON
D
iptqfpwq, (1)
vptq “ pRONwptq
D
`ROFF
”
1´ wptq
D
ı
qiptq, (2)
fpwq “ 1´ r2w
D
´ 1s2p. (3)
We use finite differences to obtain a numerical solution for
the model’s state variable w in all forthcoming simulations
using: RON “ 1000Ω, ROFF “ 2000Ω, d “ 10e´9m, p “ 2,
with dt “ 1e´3s.
2) VTEAM memristor model: The VTEAM model, pre-
sented in [16] and described by (4) – (7), is a general,
simple and accurate model for voltage-controlled memristors.
Modeled devices have a physical width wOFF. ROFF and RON
are the maximum and minimum device resistances. fOFFpwq
and fONpwq are window functions, which constrain w to
P rwON, wOFFs. Additionally, vOFF and vON are two threshold
voltages, while kOFF, kON, αOFF and αON are fitting parameters.
dwptq
dt
“
$’&’%
kOFFp vptqvOFF ´ 1qαOFFfOFFpwq, 0 ă vOFF ă v,
0, vON ă v ă vOFF,
kONp vptqvON ´ 1qαONfONpwq, v ă vON ă 0.
(4)
A linear dependence of the resistance and w can be
achieved, where the current-voltage relationship is described
by (5).
vptq “ iptq
”
RON ` ROFF ´RON
wOFF ´ wON pw ´ wONq
ı
. (5)
Alternatively, an exponential dependence on w can be
assumed, as in [30], described by (6) and (7), where λ is
a fitting parameter determined by ROFF and RON.
vptq “ iptqRONe λwOFF´wON pw´wONq, (6)
eλ “ ROFF
RON
. (7)
We use finite differences to obtain a numerical solution for
the model’s state variable in all forthcoming simulations using
the TEAM [20] model’s parameters in [16], with dt “ 1e´10s.
B. Window Functions
Within memristive device models, window functions are
widely employed to restrict the changes of the internal state
variables to specified intervals [31]. MemTorch currently na-
tively supports the Biolek [29], Jogelkar [32], and Prodro-
makis [33] window functions, and can easily be extended to
support others.
4In the 1T1R arrangement, memristive devices can be individually selected
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[A] 1R Arrangement [B] 1T1R Arrangement
A[0, :] = [WL0, WL1, WL2, ... WLM]  
B[0, :] = [g00, g01, g02 .. g0N]  
Fig. 2: Depiction of an M ˆN [A] 1R crossbar architecture and a [B] 1T1R crossbar architecture. Matrix-vector and matrix-
matrix multiplication can be performed by encoding and presenting input vector or matrix A as voltage signals to each row
of the crossbar’s Word Lines (WLs). As shown in [A], assuming a linear I/V relationship, the total current in each column’s
Bit Line (BL) is linearly proportional with the sum of the multiplication of the WL voltages and conductance values in that
column, i.e., BLr0, :s9A[0, :] ˆ B. In the 1T1R arrangement [B], individual memristive devices can be selected using Select
Lines (SLs).
C. Memristive Crossbar Architectures
Memristive devices can be arranged within crossbar ar-
chitectures to perform VMMs, which are used extensively
in forward and backward propagations within DNNs. There
are two commonly used crossbar architecture configurations,
namely 1-Transistor 1-Resistor (1T1R), and 1-Resistor (1R),
which are both depicted in Fig. 2. In 1T1R arrangements,
one transistor is used to select and control each memristive
device, whereas in 1R arrangements, rows and columns of
memristive devices are positioned perpendicular to each other,
with memristive devices sandwiched in-between.
The product of a vector and a matrix or, in a more general
form, two matrices, A of size pMˆCq and B of size pCˆNq,
can be computed using a crossbar-architecture, as illustrated
in Fig. 2, where A represents input voltage signals and B is
encoded within the crossbar as memristor conductances. As the
output current of each column is linearly proportional to the
elements of AB, a linear constant, K, is used to correlate the
current of columns in each crossbar accordingly. By separately
presenting each row of A to the crossbar through Word Lines
(WLs), all rows of AB can be computed.
As memristors cannot be programmed to have negative
conductances, within MDNNs, weight matrices can either be
represented using two crossbars per layer [34], as described
by (8),
AB “ K
Cÿ
i“0
Ari, :spgposri, js´gnegri, jsq, for j “ 0 to N,
(8)
or using a singular crossbar per layer [35], [36] using complex
weight mapping algorithms or current mirrors, as described by
(9).
AB “ K
Cÿ
i“0
Ari, :spgri, js ´ gmq, for j “ 0 to N. (9)
For the single-column case, the current through gm, used to
mirror a constant current ´pR¯ON ` R¯OFFq{2 to each crossbar,
is copied to each column and subtracted from all memristor
columns. Here, a constant current can easily be realized using
a diode-connected NMOSFET by adjusting the NMOSFET
channel width so that it has a passive resistance gm. From here
on, we refer to the weight matrix representation methodology
adopted, that is, weather two crossbars are used per layer, one
crossbar is used per layer, or another configuration is used
to represent weight matrices, as the parameter representation
scheme.
1) Memristor crossbar programming: The conductance of
memristive devices can be altered between a low resistance
state RON and a high resistance state ROFF, by applying
programming voltage pulses with different intervals and am-
plitudes. While individual devices within crossbars can be
selected and programmed within 1T1R cells, in 1R arrange-
ments, when a voltage is applied to a specific device, a non-
zero voltage (usually half that of the nominal programming
pulse amplitude) is applied to all other devices in the same
row and column. Consequently, various multistage program-
ming [37]–[40] and corrective methods [1], [2], [41], which
can use analog voltage wave-forms, are often used to ensure
5the difference between the programmed conductance states and
the conductance states-to-program are within an acceptable
tolerance.
2) Memristor crossbar tuning: The total current of each
column in an ideal memristive crossbar is linearly proportional
to the output elements of the VMM resultant matrix. Conse-
quently, after each DNN layer’s weights are programmed into
a crossbar, linear regression can be used to correlate the output
current of each column with any desired output to determine K
for the crossbar, given a randomly generated input matrix that
is sufficiently large. On account of device-device variations
and device failures, further tuning is often required to recover
accuracy loss and mitigate variances between intended and
actual device conductance values. Tuning methods can either
be used pre-programming [42], to improve robustness and re-
duce susceptibility to error, or post-programming by retraining
device-specific conductance values [25].
3) Memristor crossbar weight mapping: Weights within
unrolled convolutional layers [43] and linear layers can be
mapped to equivalent conductance values using (10). When
two crossbars are used to represent a layer’s weights, for the
crossbar representing positive weights, σpwq “ wrw ě 0s.
For the crossbar representing negative weights, σpwq “
wrw ď 0s. When a single crossbar is used to represent a
layer’s weights, σpwq “ w ´ gm.
gri, js “ pRON ´ROFFqpσpwqri, js ´wminq|w|max ´wmin `ROFF. (10)
To reduce the inner weight gap in a given device, Algo-
rithm 1, which was proposed by [8], can be used to exclude
a small proportion, pL, of weights with the absolute largest
values to reduce inaccuracies of non-ideal memristive devices.
IV. MEMTORCH PACKAGE STRUCTURE
The MemTorch simulation framework is programmed in
C++, CUDA and Python, with a Python interface. Performance
critical tasks are performed using either C++ or CUDA,
for CPU or GPU execution, respectively; otherwise Python
is used. MemTorch relies heavily on the open source Py-
Torch [44] ML framework, which contains data structures
Algorithm 1 Memristor crossbar programming algorithm.
Input: Array containing all continuous weights in a given
layer, w, HRS/LRS ratio, pL.
Output: Equivalent memristive crossbars conductance values,
g, indexed using i and j.
w = abs(w)
w = descending_order(w)
s = size(w)
index = int(pL ¨ s)
wmax “ w[index]
wmin “ wmax{pROFF{RONq
w “ clippw,wmin,wmaxq
gri, js “ pRON´ROFFq¨pσpwqri,js´wminq|w|max´wmin `ROFF
named tensors for multi-dimensional vectors, for which math-
ematical operations are well-defined for using in both CPUs
and GPUs. MemTorch uses the C++ and Python PyTorch APIs
extensively to abstract low-level operations. Consequently, it
supports native CPU and GPU operations. Table II depicts
the current structure of the MemTorch simulation framework,
which is publicly distributed using the Python Package Index
(PyPI) repository. We detail the release management of Mem-
Torch fully in Section IV-B
A. MemTorch Sub-modules
MemTorch is made up of six distinct sub-modules: Mem-
Torch.bh, MemTorch.mn, MemTorch.cpp, MemTorch.cu, Mem-
Torch.examples, and MemTorch.map. General utility functions,
such as data loaders or generic functions, are grouped within
MemTorch.utils. Below sections provide an explanation for
each of these sub-modules.
1) The MemTorch.bh sub-module: The MemTorch.bh sub-
module encapsulates all crossbar models, crossbar program-
ming methods, memristor models, memristor model window
functions, models for all non-ideal device characteristics,
and support for stochastic parameters. Currently supported
crossbar and memristor models are presented in Section III.
We fully detail our approach to modeling non-ideal device
characteristics and stochastic parameters in Section V.
2) The MemTorch.mn sub-module: The MemTorch.mn
sub-module mimics torch.nn and defines memristive
torch.nn.Module children classes. MemTorch.mn
currently extends nn.Linear and nn.Conv2d. Mem-
Torch.mn.Module.patch_model can be used to either
instantiate new layers, or to patch existing instances.
MemTorch.mn.Module.patch_model iterates through and
patches all named modules within classes extending from
torch.nn.Module and adds a self.tune_() function to the
class instance of the model that automatically patches each
selected named module from the module_parameter_patches
dictionary.
3) The MemTorch.cpp and MemTorch.cu sub-modules: The
MemTorch.cpp sub-module encapsulates all Python-wrapped
C++ extensions, whereas the MemTorch.cu sub-module en-
capsulates all Python-wrapped CUDA extensions. Currently,
MemTorch uses one C++/CUDA quantization extension to rep-
resent the finite number of stable conductance states that non-
ideal memristive devices have. Within MemTorch, execution of
CUDA kernels on GPU(s) are massively parallelized using 128
CUDA threads and max(min(pn`127q{128, 4096), 1) CUDA
blocks, where n is the number of elements of the tensor to
quantize.
4) The MemTorch.examples sub-module: The
MemTorch.examples sub-module encapsulates general-usage
examples and scripts.
5) The MemTorch.map sub-module: The MemTorch.map
sub-module encapsulates all mapping and tuning algorithms
used when programming and tuning memristive crossbar ar-
rays.
6TABLE II: The current directory structure of the MemTorch package.1Denotes a Python class.2Denotes a collection of Python
functions.3Denotes a CUDA header. 4Denotes a collection of CUDA kernels.5Denotes a collection of C/C++ functions. 6Denotes
a Jupyter notebook.
MemTorch PyPI package directory structure Description
İMemTorch -
İMemTorch.bh Behavioral and experimental models
İMemTorch.bh.crossbar Crossbar models
MemTorch.bh.crossbar.Crossbar1 Class used to model memristor crossbar behavior
MemTorch.bh.crossbar.Program2 A collection of memristor crossbar programming methods
İMemTorch.bh.memristor Memristive device models
İMemTorch.bh.memristor.Memristor1 Abstract class for memristive device models
MemTorch.bh.memristor.LinearIonDrift1 Ideal linear ion drift [28] memristor model
MemTorch.bh.memristor.VTEAM1 VTEAM [16] memristor model
İMemTorch.bh.window A collection of window functions
MemTorch.bh.window.Biolek1 The Biolek [29] window function
MemTorch.bh.window.Jogelkar1 The Jogelkar [32] window function
MemTorch.bh.window.Prodromakis1 The Prodromakis [33] window function
İMemTorch.bh.nonideality Device non-idealities
MemTorch.bh.nonideality.NonIdeality1 Enum class and method to apply device non-idealities
MemTorch.bh.nonideality.FiniteConductanceStates2 Finite conductance states non-ideality
MemTorch.bh.nonideality.DeviceFaults2 Device faults non-ideality
MemTorch.bh.StochasticParameter2 A collection of functions to create and interpret stochastic parameters
İMemTorch.cpp C++ extensions
MemTorch.cpp.quantize1 Quantization extension used to model a finite number of conductance states
MemTorch.cpp.quantize.quant4 C++ quantization kernel
İMemTorch.cu CUDA extensions
MemTorch.cu.quantize1 Quantization extension used to model a finite number of conductance states
MemTorch.cu.quantize.gpu3 CUDA header
MemTorch.cu.quantize.quant4 CUDA quantization kernel
MemTorch.cu.quantize.quant_cuda5 Python and C++ CUDA quantization kernel wrapper
İMemTorch.mn Torch.nn equivalent
MemTorch.mn.Module2 Functions to patch pre-trained DNNs
MemTorch.mn.Linear1 Memristive linear layer
MemTorch.mn.Conv2d1 Memristive conv2d layer
İMemTorch.map Crossbar mapping algorithms
MemTorch.map.Module2 Module crossbar mapping algorithms
MemTorch.map.Parameter2 Parameter crossbar mapping algorithms
İMemTorch.examples Usage examples
MemTorch.examples.GeneralUsage6 General usage examples
MemTorch.examples.Tutorial6 Jupyter notebook tutorial
MemTorch.examples.TutorialModel2 Network architecture used in the Jupyter notebook tutorial
MemTorch.utils2 Utility functions
B. Release Management
MemTorch is released using the PyPi repository, and can
easily be installed using pip, Python’s de facto package-
management system, using pip install MemTorch (with CUDA
support) or pip install memtorch-cpu (without CUDA support).
As MemTorch is completely open-source, it can also be
installed directly from its source code accessible at https:
//github.com/coreylammie/MemTorch. In addition to hosting
all of MemTorch’s source code, its GitHub repository houses
documentation, an API that is automatically generated from
docstrings within source files using ReadTheDocs, a gitter
chat-room for open discussion, and Jupyter notebooks con-
taining examples and a tutorial2 that demonstrates the usage
of PyTorch and MemTorch to design, build, train, and test
MDNNs using non-ideal memristive devices. To encourage
collaboration and community engagement, current issues and
feature requests are automatically tracked using git. The Travis
Continuous Integration (CI) service is used to automatically
build and test all pull and push requests using several unit
2https://github.com/coreylammie/MemTorch/blob/master/memtorch/
examples/Tutorial.ipynb
tests. Incremental releases are also made using git, in which
detailed release notes are made widely available. MemTorch is
licensed under the GNU General Public License v3.0.
V. MODELING NON-IDEAL DEVICE CHARACTERISTICS
Non-ideal device characteristics can either be encapsulated
within device-specific memristive models, or introduced using
the MemTorch.bh.nonideality sub-module. This sub-module
can currently be used to introduce four non-ideal device
characteristics to memristive device models: device-device
variability, finite number of discrete conductance states, device
failure, and non-linear I/V device characteristics. We leave na-
tive support for modeling other non-ideal device characteristics
and disruptive current sneak paths using MemTorch to future
extensions and/or branches. These or any other emerging or
known non-idealities can also be openly added to MemTorch
by the community. Three non-ideal device characteristics that
are currently supported by MemTorch are shown in Fig. 3.
Fig. 3[A] depicts typical non-linear I/V device characteristics
using a set-reset curve and an inset hysteresis loop. Fig. 3[B]
demonstrates gradual switching, which is used to achieve a
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Fig. 3: Depiction of [A] device I/V characteristics, and [B] reset voltage double-sweeps demonstrating gradual switching from
RON to ROFF, which can be used to achieve 10 finite stable conductance states for the VTEAM model using the TEAM [20]
model’s parameters, with a linear dependence on w, achieved using sinusoidal signals with a fixed frequency of 50 MHz. [C]
shows distributions of RON and ROFF, which are caused by device-device variability, for a memristive device with R¯ON “ 100Ω
and R¯OFF “ 150Ω. In [C], overlapped regions are indistinguishable from each other.
finite number of stable conductance states, and Fig. 3[C] shows
overlapping distributions of RON and ROFF, which is caused
by device-to-device variability.
A. Device-to-device Variability
Device-to-device variability is modeled stochas-
tically using MemTorch.bh.StochaticParameter.
Stochastic parameters are generated using the
MemTorch.bh.StochaticParameter.StochaticParameter()
function, which accepts an arbitrary number of keyword
arguments, that are used to sample from a torch.distributions
distribution each time a device model is instantiated.
As an example, if the torch.distributions.normal.Normal
normal distribution is used, **kwargs, that is used to pass
a keyworded, variable-length argument dictionary to a
function is required to include a mean value, minimum
value, maximum value, and a standard deviation value. In
Section VI, we use stochastic parameters to sample RON
and ROFF from a normal distribution with σRON “ σ and
σROFF “ 2σ. σROFF ą σRON, as the variability of ROFF has
been demonstrated to be larger than RON [45]. As depicted in
Fig. 3[C], device-device variability can cause the distribution
of RON and ROFF to overlap, resulting in RON and ROFF
occupying the same conductance regions.
B. Cycle-to-cycle Variability
Cycle-to-cycle (C2C) current variability [46] is mod-
eled stochastically, similarly to device-to-device variabil-
ity, using stochastic parameters for RON and ROFF. Mem-
Torch.bh.nonideality.DeviceFaults.apply_cycle_variability() is
used to sample RON and ROFF from a normal distribution with
σRON “ σ and σROFF “ 2σ after each SET RESET cycle.
C. Finite Number of Discrete Conductance States
Realistic memristive devices are non-ideal and have a finite
number of stable discrete electrically switchable conductance
states, bounded by a low-conductance semiconducting state
ROFF, and a high-conductance metallic state, RON [47]. Pre-
vious works have investigated evenly spaced conductance or
resistance states, and have demonstrated that, assuming they
are relatively uniformly distributed, the spacing between states
is not critical [8].
Therefore, deterministic discretization [48] can be used to
represent a finite number of electrically switchable conduc-
tance states, as depicted in Fig. 3[B]. In order to efficiently
quantize a tensor to a defined finite number of quantization
states, in which each element can have a different range,
CUDA kernels are used to perform a binary search on sorted
tensors (generated using the linspace algorithm in C++) con-
taining defined quantization states in Opnlogpnqq, where n is
the number of quantized states.
PYBIND11_MODULE() is a function within the pybind11
python library [49] that exposes C++ types in python
to enable seamless operability between C++11, CUDA,
and Python. This function is used within MemTorch to
overload function pointers, so that the minimum and
maximum arguments in quantize() can either be float values,
or tensors of the same shape of the tensor to quantize,
i.e., quantization.quantize(torch.zeros(shape).uniform_(0,
1).cuda(), conductance_states, 0, 1) and quantiza-
tion.quantize(torch.zeros(shape).uniform_(0, 1).cuda(),
conductance_states, torch.zeros(shape).uniform_(0,
0.1).cuda(), torch.zeros(shape).uniform_(0.9, 1).cuda())
are both valid function calls.
D. Device Failure
Memristive devices are susceptible to failure, by either
failing to eletroform at a pristine state, or becoming
stuck at high or low resistance states [8]. MemTorch
incorporates a specific function for accounting for device
failure in simulating DL systems. Given a nn.Module,
MemTorch.bh.nonideality.DeviceFaults.apply_device_faults()
sets the conductance of a proportion of devices within
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Non-ideal memristive devices have non-linear I/V device characteristics, especially at high-voltages
Fig. 4: Non-linear I/V characteristics for 100 devices (instances) of the VTEAM model using the TEAM [20] model’s
parameters, with a linear dependence on w, achieved using sinusoidal signals with a fixed frequency of 50 MHz. RON and
ROFF were stochastically sampled from a normal distribution with x¯ “ 50, σ “ 25, and x¯ “ 1000, σ “ 50, respectively. [A]
depicts I/V characteristics for devices with an infinite number of discrete conductance states. [B] depicts I/V characteristics
for devices with a finite number of discrete conductance states.
each crossbar to RON or ROFF. It is assumed that the total
proportion of devices set to ROFF is equal to the proportion
of devices that fail to eletroform at pristine states plus
the proportion of devices stuck at a high resistance state.
However, these proportions and the ratio of device failures
can be manipulated as desired within MemTorch. Devices are
chosen at random using np.random.choice().
E. Non-linear I/V Characteristics
Non-ideal memristive devices have non-linear I/V de-
vice characteristics, especially at high voltages, which
are difficult to accurately and efficiently model [8]. We
demonstrate these characteristics using Fig. 4[A], by de-
picting the I/V curve of the VTEAM model between
0–1V using the TEAM [20] model’s parameters. The
MemTorch.bh.nonideality.NonLinear.apply_non_linear() func-
tion within MemTorch can be used to efficiently model non-
linear device I/V characteristics during inference for devices
with an infinite number of discrete conductance states, and for
devices with a finite number of conductance states. For cases
where devices are not simulated using their internal dynamics,
it is assumed that the change in conductance during read cycles
is negligible.
1) Devices with an infinite number of
discrete conductance states: The Mem-
Torch.bh.nonideality.NonLinear.apply_non_linear() function
within MemTorch uses two methods to efficiently model non-
linear device I/V characteristics for devices with an infinite
number of discrete conductance states during inference:
1) During inference, each device is simulated for a sin-
gle timestep, device.time_series_resolution, using de-
vice.simulate().
2) Post weight mapping and programming, the I/V charac-
teristics of each device are determined using a single
reset voltage sweep. The I/V characteristics of each
device are stored, and used as LUTs to compute device
output currents during inference.
2) Devices with a finite number of
discrete conductance states: The Mem-
Torch.bh.nonideality.NonLinear.apply_non_linear() function
within MemTorch effectively models non-linear I/V
characteristics for devices with a finite number of discrete
conductance states by determining the I/V characteristics of
each device post weight mapping and programming during
several single reset voltage sweeps. Fig. 4[B] depicts sweeps
for 100 stochastic devices with 10 finite discrete conductance
states. These are stored and used as LUTs to compute device
output currents during inference, where each I/V curve
corresponds to each finite discrete conductance state. In
Fig. 4[B], the smallest voltage amplitude corresponds to the
finite conductance state closest to RON, whereas the largest
voltage amplitude corresponds to the finite conductance state
closest to ROFF.
VI. SIMULATION RESULTS
In this section we use MemTorch to perform novel large-
scale simulations, and present a case study that demonstrates
MemTorch’s functionality to simulate a near-sensor in-memory
computing system for seizure detection.
A. Novel Simulations
In this subsection we use MemTorch to perform novel large-
scale simulations. For all of the forthcoming simulations,
we followed the following training and test procedure. We
first augmented a pretrained VGG-16 CNN trained using the
CIFAR-10 training set. All convolutional and linear layers
within the network were sequenced with either 2D- or 1D-
batch-normalization layers to normalize outputs. The network
was trained until improvement on the validation set was
negligible (for 50 epochs) with a batch size of = “ 256. The
initial learning rate was η “ 1e ´ 2, which was decayed by
an order of magnitude every 20 training epochs. Adam [50]
was used to optimize network parameters and Cross Entropy
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Fig. 5: Simulation results investigating the performance degradation of MDNNs benchmarked using the CIFAR-10 test set
when three non-ideal device characteristics are separately accounted for. These include device-device variability (the left plot),
where σ is a multiple of the standard deviation of the distributions used to sample RON and ROFF (1 and 2, respectively), a
finite number of conductance states (the middle plot), and device failure (the right plot), where devices become stuck at LRS
and RHS states. The same percentage of failed devices become stuck at RON and ROFF in the first series within the device
failure subplot.
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Fig. 6: Simulation results investigating the performance degradation of MDNNs benchmarked using the CIFAR-10 test set when
two non-ideal device characteristics, i.e. device-device variability and a finite number of conductance states, are accounted for.
All convolutional and linear layers were replaced with memristive-equivalent layers. MDNNs with different conductance ratios,
RON{ROFF, were simulated to generate each subplot.
(CE) [51] was used to determine network losses. The network
achieved ą 90% accuracy on the CIFAR-10 test set.
When implementing the MDNNs, each memristive layer’s
weights were mapped to a double column line crossbar ar-
chitecture adopting a 1T1R arrangement. Linear regression
was used to correlate the output current of each column and
its corresponding output to determine K for each crossbar,
given a randomly generated input matrix. For linear layers
the random inputs had a size of (8 ˆ in_features), while
for convolutional layers the random inputs had a size of (8
ˆ in_channels ˆ 32 ˆ 32). Unless otherwise stated, inputs
to memristive layers were scaled from 0 to 1, to emulate
voltage signals between 0V and 1V, which were applied to
the word-lines of each memristive crossbar. All device models
originated from the VTEAM model using the TEAM [20]
model’s parameters, with a linear dependence on w, and R¯ON
= 200Ω and R¯OFF = 500Ω.
In Fig. 5, we investigate the performance degradation that
is observed due to device-device variability, a finite number
of conductance states, device failure, i.e. when devices fail
to electroform and become stuck at low and high resistance
states. The vertical dashed line in each plot (at 10% accuracy)
indicates the nominal random guessing accuracy. As can
be observed from Fig. 5, as the device-device variability
increases, i.e. the variability of RON and ROFF, the degradation
in performance accelerates. Similarly, as the number of finite
conductance states decreases, the degradation in performance
increases. For both cases, the transition period between a
notable accuracy (" 10%) and the nominal random guessing
accuracy is relatively small. For instance, when accounting
for device-device variations the CIFAR-10 test set accuracy
dropped from 85.92% to 1.8%, when σ was increased from
40 to 60. When modeling a finite number of conductance
states the CIFAR-10 test set accuracy dropped from 86.63% to
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Fig. 7: Simulation results investigating the performance degradation of MDNNs benchmarked using the CIFAR-10 test set
when three non-ideal device characteristics are accounted for- device-device variability, a finite number of conductance states,
and device failure, where devices become stuck at LRS and RHS states. MDNNs with different conductance ratios, RON{ROFF,
were simulated to generate each subplot within each row. In the first row of subplots, a proportion of devices are stuck at
RON. In the second row of subplots, a proportion of devices are stuck at ROFF. In the third row of subplots, a proportion of
devices are stuck at RON. The same proportion of devices are stuck at ROFF, i.e. for all simulations within the third row the
total number of devices stuck are double of that in other rows.
4.17%, when the number of finite states was decreased from
6 to 3.
Looking at the device failure simulations, it is apparent that
devices stuck at RON degrade the performance to a much larger
extent than devices stuck at ROFF within crossbars adopting a
double-column parameter representation scheme. We believe
the performance degradation observed when devices become
stuck at RON is caused by network weights with small
magnitudes (near ROFF) being falsely presented with large
magnitudes, i.e, RON, which significantly decreases accuracy.
On the other hand, when many devices are stuck at ROFF,
they represent the many near-zero weights of the network
and therefore, do not significantly decrease accuracy. This is
especially the case when a large proportion of network weights
are near-zero, which is often the case when ridge regression is
used during training. When 25% of devices become stuck at
ROFF, the performance degradation was only 3.12%, whereas
it was 78.09% when 25% of devices become stuck at RON
and 77.74% when 25% of devices become stuck at RON and
ROFF.
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In Fig. 6, we investigate the performance degradation that
two non-ideal characteristics of memristive devices, i.e. a finite
number of conductance states and device-device variability
introduce to the VTEAM model. Moreover, we investigate
the performance of MDNNs using memristive devices with
different conductance ratios, RON{ROFF, to emphasize the im-
portance of modeling device-specific parameters. The number
of finite conductance states, n, was varied between 2 – 10, the
device-device variations of RON and ROFF, σ and 2σ, were P
r0, 20, 100s, and the RON{ROFF ratio was P r1, 2, 4, 8, 16, 32s.
As the figure depicts, as the variation of RON and ROFF, σ,
increases, a larger ratio of RON{ROFF is required to mitigate
performance degradation. Moreover, memristive devices with
more finite conductive states are significantly more resilient
when device variation σ, is increased and the RON{ROFF ratio
is decreased. When RON and ROFF completely overlap, i.e.
they are equal to 200Ω, for all cases, the nominal random
guessing accuracy is only rarely marginally surpassed.
As can be seen from Figs. 5 and 6, the maximum test set
accuracy achieved using the MDNNs is smaller than that of
the original DNN prior-conversion. We largely attribute this
to the crude tuning methodology employed using the k scale
parameters for each layer. This degradation could be largely
counteracted using more complex tuning methods such as [25],
however, is beyond the scope of this work.
In Fig. 7, we investigate the performance degradation that
three non-ideal characteristics of memristive devices introduce
to the VTEAM model. These include device-device variability,
a finite number of conductance states, and device failure,
where devices become stuck at LRS and RHS states. For these
simulations, the number of finite conductance states, n, was
varied between 2 – 10, the device-device variation of RON
and ROFF, σ, was varied to r0, 20, 100s, while the proportion
of devices that become stuck at RON, ROFF, and RON and ROFF
were P r0%, 5%, 10%, 15%, 20%, 25%s. In total, 486 separate
simulations were performed to generate Fig. 7.
As can be seen from Fig. 7, as the device-device variability,
σ, is increased, when a significant proportion of devices
become stuck, a large degradation in performance is observed.
Similarly to Fig. 5, networks with devices stuck at ROFF are
much more tolerant than those with devices stuck at either RON
or RON and ROFF. For such cases, the degradation is significant
even when only a small proportion of devices become stuck.
For σ “ 0, when 5% of devices become stuck at RON,
performance on the CIFAR-10 test set degrades by 41.93%.
We believe that the performance stability that is observed
when devices become stuck at ROFF is caused by device-
level conductance states grouping together tightly when a large
proportion of weights are near-zero. Consequently, we note
that the susceptibility to device failure for devices that become
stuck at different states is largely dependent on the weight
distribution of the original DNN that is converted. This can
be investigated in future works.
B. A MemTorch Case Study - Seizure Detection
In this subsection a case study is presented that details sim-
ulations of a near-sensor in-memory computing system adopt-
ing Pt/Hf/Ti ReRAM devices [52] for seizure detection [53]
using a permutation-invariant MDNN, which is constructed by
converting linear layers from a pre-trained DNN to memristive
equivalent layers employing 1T1R crossbars. A double-column
scheme is used to represent network weights within memristive
crossbars. In addition to converting the developed DNN to
an equivalent MDNN, we introduce non-ideal characteristics
to devices within the MDNN and determine the performance
degradation observed. The complete and detailed process and
the source code of the network conversion and introducing
the non-idealities are provided in a publicly accessible com-
plementary Jupyter Notebook3.
1) Seizure detection dataset: A seizure detection
dataset [53] with 11,500 observations is adopted. For
each observation, Electroencephalogram (EEG) signals were
recorded from brain activity for a duration of 23.6 seconds,
and were sampled 4097 times. Within this dataset, 2,300
observations correspond to brain activity recorded from
patients that have experienced a seizure. We developed a
custom-dataloader, described in the aforementioned Jupyter
notebook, in which we used sklearn.preprocessing.scale()
to normalize all samples so that they have zero mean and
a unit standard deviation. No other pre-processing steps are
performed.
2) Network architecture: A permutation-invariant DNN
with three hidden layers of 200 neurons is used. All layers
are sequenced with 1D batch normalization layers.
3) Training methodology: The permutation-invariant DNN
is trained until the performance stagnates on the test set (for
50 epochs), with an initial learning rate, η, of 1e-1, which is
decayed by one order of magnitude every 20 epochs. A batch
size, =, of 1024 is used. Cross Entropy (CE) loss and the
Adam optimizer are used in conjunction to optimize network
parameters. Because the dataset adopted does not have clearly
defined training and test sets, the performance is determined
using 5-fold cross-validation. Moreover, as the classes are not
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Fig. 8: I/V characteristics of a simulated VTEAM model
with Pt/Hf/Ti ReRAM device parameters accounting for C2C
current variability for 10 cycles. For each cycle, the current is
measured when a voltage signal of vptq “ sinppitq for t “ 0
to t “ 2 is applied.
3https://github.com/coreylammie/MemTorch/blob/master/memtorch/
examples/CaseStudy.ipynb
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well-balanced, the F1 score [54] is adopted in-place of the
classification accuracy to determine performance on each of
the test set folds. A baseline F1 score of 0.6032 ˘ 0.1259 was
recorded by determining the mean and the standard deviation
of the F1 score across all (5) folds of 100 randomly initialized
networks where network parameters, θ, are sampled from
uniform distributions between ´1{asizepθq and 1{asizepθq.
After training, an F1 score of 0.9868 ˘ 0.0015 is reported for
the trained DNN across all 5-folds.
4) Network conversion: A memristive device model is
defined and characterized, which replaces all torch.nn.Linear
layers within the DNN trained with equivalent 1T1R
crossbar architectures adopting a double-column
parameter representation scheme using our developed
memtorch.mn.Module.patch_model() function. The converted
MDNN model is then tuned using another developed function
named net.tune_().
During the conversion, a reference VTEAM model
is instantiated using parameters from Pt/Hf/Ti ReRAM
devices [52], with a linear dependence on w, to model
all memristive devices within converted linear layers. In
Fig. 8, C2C current variability is introduced using Mem-
Torch.bh.nonideality.DeviceFaults.apply_cycle_variability(),
and the plot_hysteresis_loop() function is used to
verify the selected device’s I/V characteristics. The
memtorch.bh.map.Parameter.naive_map() function is used
to convert the weights within all torch.nn.Linear layers to
equivalent conductance values, to be programmed to the two
memristive devices used to represent each weight (positive
and negative) using (10).
We note that, a 1T1R arrangement is simulated here
and device-level simulation of the programming routine is
skipped, as each device can be individually selected. We
note that if a 1R arrangement is selected for simulation,
the programming routine cannot be skipped, because indi-
vidual devices cannot be accurately programmed using a
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Fig. 9: Simulation results investigating the performance degra-
dation of converted MDNNs utilizing simulated VTEAM
model with Pt/Hf/Ti ReRAM device parameters when device-
device variability is accounted for. σ is a multiple of the
standard deviation of the distributions used to sample RON
and ROFF (1 and 2, respectively).
naive programming approach within a 1R arrangement. In
which case, device-level simulation is performed for each de-
vice using memtorch.bh.crossbar.gen_programming_signal()
and memtorch.bh.memristor.Memristor.simulate(), which use
finite differences to model internal device dynamics.
All patched torch.nn.Linear layers are tuned using lin-
ear regression. For this tuning, a randomly generated ten-
sor of size (4098 ˆ self.in_features) is propagated through
each converted linear layer and each legacy (original DNN)
layer, which is accessible using layer.forward_legacy. The
sklearn.linear_model.LinearRegression() function is used to
determine the coefficient and intercept of the linear relation-
ship of each set of outputs. These values are used to define
the transform_output() lamdba function that maps the output
of each layer to their equivalent representations.
For further investigation, two baseline F1 scores are calcu-
lated for MDNNs: 0.6060 ˘ 0.1304, and 0.9075 ˘ 0.0074.
The first score shows the mean and the standard deviation of
the F1 score across all (5) folds of 100 randomly initialized
MDNNs with Pt/Hf/Ti ReRAM devices. As can be seen, this is
a similar F1 score to the untrained randomized DNN discussed
earlier. The second score, on the other hand, shows the mean
and the standard deviation of the F1 score across all (5) folds
of 100 randomly initialized but tuned MDNNs with Pt/Hf/Ti
ReRAM devices. Note that, for tuning, the legacy trained
parameters of the original DNN are used. The conductance
of each device in either case is randomly sampled from
a uniform distribution between 1{ROFF and 1{RON. Unlike
the two randomized MDNNs, the MDNN that its device
conductances are converted from the trained DNN achieves
an identical F1 score to its DNN counterpart, i.e. 0.9868 ˘
0.0015 across all 5-folds.
5) Device-to-device variability: In addition to network con-
version, device-device variability is introduced using mem-
torch.bh.StochasticParameter(), by sampling ROFF for each
device from a normal distribution with R¯OFF = 2k5Ω with
standard deviation 2σ, and RON for each device from a normal
distribution with R¯ON = 100Ω with standard deviation σ. In
Fig. 9, we progressively increase σ from 0 to 500. For σ " 0,
RON and ROFF are bounded to be positive. The vertical dashed
line is used to indicate the baseline F1 score of MDNNs,
which are randomly initialized and tuned using the trained
parameters of the original DNN, as previously determined in
Section VI-B4, where it was also shown that the baseline F1
score of MDNNs, which are randomly initialized but are not
tuned is significantly smaller. It can be observed that as σ
increases, the mean of the F1 score across all folds decreases.
The F1 score decreases below the baseline F1 score when σ ě
500.
6) Non-linear IV characteristics: Furthermore, non-
linear IV characteristics are accounted for using
MemTorch.bh.nonideality.NonLinear.apply_non_linear(),
where duration = 2s, voltage_signal_amplitude = 1V, and
voltage_signal_frequency = 0.5V. When simulating each
device for a single-timestep, 1e´9, the score across all 5 folds
decreases from 0.9868 ˘ 0.0015 to 0.9634 ˘ 0.0071. It is
noted that the degradation observed here is largely due to the
crude tuning methodology used, and that the disparity can
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be decreased using pre- or more complex post-programming
tuning methods.
VII. CONCLUSION
We presented an open-source simulation framework for
deep memristive crossbar architectures entitled MemTorch that
integrates directly with the open source PyTorch ML library
and adopts a modernized software engineering approach. We
compared MemTorch to similar works, detailed its package
structure and release management, and performed experiments
using it to demonstrate the convenience it provides in facilitat-
ing large-scale DNN to MDNN conversion and simulations.
We also showed novel simulations investigating the perfor-
mance degradation that several non-ideal memristive device
characteristics introduce to large-scale DL systems. Further-
more, we presented a case-study to show that MemTorch can
be used in designing any MDNN for any applications. We
hope that MemTorch will be continuously used, expanded, and
improved to advance the emerging field of memristive DL
systems.
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